CSUF is committed to ensuring equal accessibility to our users. Let us know about any accessibility problems you encounter using this website.
We'll do our best to improve things and get you the information you need.
EGCP 542 - VLSI Testing and Design for Testability (3)
Fault model, equivalence and dominance; combinational and sequential circuit test generation ; design for testability (DFT); test compression; memory testing and diagnosis; boundary scan; testing analog circuits; mixed-signal testing strategies; logic and mixed signal built-in self test (BIST).