|
|||
EGEE 523A - VLSI and Nano Technology and Devices (3)Silicon crystal, PN junction physics, oxide and interface physics and wafer fabrication technology; oxidation, diffusion, ion-implantation, epitaxy, photolithography and thin films process. Layout design principle for integrated circuits. Nano-electronic devices and technology. Prerequisite: EGEE 455 |
|||
All catalogs © 2024 California State University Fullerton. Powered by Modern Campus Catalog™.
|